Abstract We present investigation s of surface state electrons on liquid helium film in confine geometry, using a suitable substrate structure microfabricated on a silicon wafer, s imilar to a Field Effect Transistor (FET). The sample 'has a SOUl'ce and drain region , separated by a gate structure, wh ich consists of two go ld electrodes with a narrow gap (channel) through which the tran sport ofthe surface state electrons takes place. The sampie is illuminated to provide a sufficien number of free carriers in the sili con substrate, such that a well-define potential distribution is ac hieved. The eventual goa l ofthese experiments is to study the electron transport through a narrow channel in the variolls states ofthe ph ase diagram ofthe 2D e lectron system. In th e present work we focus on storing the electrons in the source area of the FET, and investigate the spatial distribution of these electrons. lt is shown that under the influ ence of a potential g radi ent in the sili con substrate the e lectron s accllmulate in front of the potential barri er of the gate. The electron di stribution, governed by Coulomb repulsion and by the substrate potentia l, is determin ed ex perim entally. The result is found to be in good agreement w ith a parallel-plate capacitor mode l of the system, developed with the aid of a finit element ca lculation of the surface potential profil of th e device.
1 Introduction E lectrons on the surface ofliquid helium have been studi ed quite extensive ly as an exampl e ofa particularly well-define and clean Coulomb system [1 ,2] . In most ofthe investigations the properties of the quasi-infinit 2-d imen sional system of electrons on bulk helium have been considered and many prominent effects characteristic of charged systems, like magnetotransport phenomena and Wigner clystallization, have been observed [3, 4] . More recently a lso electrons in confined geometry, e.g. in channels fille with liquid he lium due to capillarity, have revealed intrigu ing effects in the charge transport of these systems [5, 6] . Late ly, due to their high mobility and long coherence time, 2D e lectrons on helium have been discussed as a system for testing concepts of quantum computing [7, 8] . In contrast to the well-known 2D electrons at semiconductor interfaces, electrons on liquid helium in nearly all the measurements carried out so far were not in the high density range ofthe degenerate Fermi gas, but in the c1assica l fiui 01' clystal reg ime, since the charge density is limited to values n < n c = 2 x 10 9 cm -2 on bulk 4He (and even lower on 3He) because of an e lectrohydrodynamic instab ility [9] . For surfaces in confine geometlY the limit in the electron density is somewhat increased due to the stab ilizing action of surface tension , but considerably higher densiti es on the order of 10 11 cm -2 , whi ch are required to reach the degenerate Fermi regime, are on ly accessib le on thin he lium films. Electrons on helium film thus lend themselves not only for tracing out the regime of the classical Coulomb fiui and its transition to the Wigner crysta l, but also the quantum melting ofthe Wigner crystal towards the degenerate Fermi gas [1 0]. A benchmark experiment for revealing the nature of electron transport is given by stu dy ing the fi w of electrons thl'ough a one-dimensional chan ne I, the width of which can be controll ed independently. For degenerate electron gases in sem iconductor heterojunctions, these stud ies led to the discovelY of conductance quantization in quantum point contacts [11 -13] . This line of investigation is also of particul ar interest for electrons on liquid 4He film in which the various regimes of the 2D phase diagram may be addressed. A crucia l information for obtaining a quantitative understanding of the transport is the knowledge of the density and the spatial distribution ofthe e lectrons on the surface. In this experiment we use a source-gate-drain config uration s imil ar to a Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) supported by a s ili con substrate [ 14] . In the present paper we focus on the spatial distribution of the e lectrons, as they are stored in the source area of the He FET, under the infiuenc of a potential gradi ent in the si li con substrate.
Experimental Set-up and Method
The samp Ie used in this work was a rectanglliar piece ofa 0.3 mm thick si li con wafer 22 x 18 mm in size (see F ig. I). The Si was covered by a 500 nm thick oxide layer, and several go ld electrodes on top, prepared by photolithography, provided the structllres for the FET. The sOll rce (S) and drain (D) areas were separated by a sp lit gate (G) w ith a 10 11m w ide and 100 11m long channe l, and a guard e lectrode sllrrounded the S-G-D structllre to confin the surface state e lectrons (SSE) to the FET area . The Si In operation , the sampie was cooled to a temperature of 1.3 K, with the sam pie surface slightly above the bulk liquid he lium leve l. The FET stmcture was therefore covered with a thin superflui He fil with a thickness dl-l e depending on the height ofthe sUl'face above the bulk liquid. In th e experim ents reported here this height was 2.5 mm , corresponding to a He fil thickness dl-l e ~ 50 nm [ \ 5] .
In order to charge the source S, we used a sm all filament mounted several mm above the source area, which was heated with short (25 ms) current pulses. Thermionic emission then gave rise to about 10 7 electrons per pulse. They were pulled towards the source and trapped in the image potential weil on the fiI surface, where they redistributed according to the potentials app li ed to the FET electrodes. Electron s reaching the drain area were collected by a pick-up electrode and registered with a sensitive e lectrometer. Since the Si used here as a substrate was undoped, its resistance diverges rap idly at low temperature, which leads to an ill-define potential distribution in the presence of surface state electrons. In order to increase the conductivity we illuminated the sampi e continuously during each experimental run us ing an externa l light source, thus generating a suffi cien number of electrons and hol es in the Si that the res istance between the Sand D contact dropped to ~ I Mn. The electrostatic potential measured under these conditi ons at four positions between Sand D by additional contacts at the back of the Si wafer is shown in Fig. 2 . In the whole voltage range up to 10 V the profil is nearly linear and so the e lectric fiel is approxi mate ly uniform within the Si wafer. This is impOt1ant for analyzing the SSE distribution in the source, as wi ll be shown further below. In add ition to these pointwise measurements we used a computer si mul ation to determine the potential energy landscape in the FET strllctllre, incillding the gate and guard electrodes. We defin the electrostatic potenti al energy on the uncharged helium surface as <Psur(x, y) = -eV(x, y), where e is th e magnitude of the electron charge (-e is the electron charge) and V(x, y) is the voltage on the helium surface with respect to ground, at the location x, y . Si nce we have two separated Coulomb systems here, on the one hand the surface state electrons, on the other hand the charge carriers in the substrate, we also defi n the electrostatic potential energy within the substrate, <Psub. The channel is oriented along the x direction (x = 0 to x = 0. 1 mm) and is located around y = 0 (from y = -5 ~tm to y = 5 11m). As the chann el lies approxim ate ly midway between the source and drain, th e value of <Psub at the center ofthe channel can be estimated as <P~ub = -eVa where Va ~ (Vd -V s )/2. We defin the potential on the helium surface at the center ofthe channel as <p2ur ' Figure 3a shows a schematic representation of <P sur across th e sampie surface. The voltages appli ed to source and drain are chosen here as V s = + I V and Vd = +2 V, and the guard voltage is Vguard = -1.5 V. By app lying a negative voltage to the two gate electrodes (with respect to the vo ltage of the Si substrate at the gate position) a potential barrier is generated between source and drain. In Fig. 3b , whi ch is a schematic plot of <Psur(x) along the center ofthe samp ie (y = 0), the potential batTier shows up as a sharp sp ike at the locat ion of the gate channel reaching from x = 0 to 0.1 mm. We defin the height of the potential barrier as <Pbar = <p2ur -<P~lIb = -ke(V g -Va) , where k is a constant of proportionality. Figure 3c , which shows results of the simul ation , gives a blow-up of the potential in the centra l part of the gate channel for V g = -10 V, Va = 1.5 V. Figure 3d shows a profil of the potential across th e chann el for various gate voltages, for Va = 0 V. Here, because Va = 0 V, the potential at the center ofthe chann el gives the batTier height directly. As expected, the potential at the center of the channe l is distinctly sm all er than the potential of the gate itse lf. The constant k depends on the thickness dHe of the helium film as is obvious fro m Fig. 3e , in whi ch we plot the batTier height for different gate vo ltages and dHe, for Va = 0 V. For dHe = 50 nm-the situation of our measurements-the simul ations yie ld a va lue of k = 0.024. 
C harg ing the Source
We now consider the charg ing procedure of the source and assum e for th at purpose that th e gate is lH:gatively biased so th at it provides a potential barri er, as schematically depicted in Fig. 4 . As th e filamen is activated, the electrons suppli ed by the The pi ck-up current I" shows the spilling over ofelectrons wh en the source is full . At th e beg inning, th e source is empty. Th en the foll owin g steps are taken: First, th e gate is cl osed by sw itching V g From 0 to -2 V. Then the fil amen is pul sed periodically at a rate of 4 pul ses/s, and chargin g of th e source beg ins. 11' remain s zero because of th e closed gate. Alter a fillin tim e of about lO s an onset of I" is observed, indicating that the source is fill e to its maximum capacity and electron s beg in to spill over the barri er (peak nr. I). The filamen is then sw itched off, and I" drops back to zero . AFter a certain waiting time-in this case 8 seconds-the gate is opened and th e charges stored in the source urea pass the channel und are co ll ected by the pick-up electrode. This gives rise to pea k nr. 2 in th e pick-up current, wh ich integrated in time represents the number of stored electrons N s . In the exampl e shown here N s is 1.5 x 10 8 firs charging pul se will move under the influenc of the substrate potential towards th e entrance of the gate chann el, where th ey are blocked by the gate barrier. As more and more charges are added, th e electr'on pool in creases in size and th e chemi ca l potenti al of th e electrons rises due to th eir Coulomb interaction , un til eventually it is high enough that electrons start spilling over th e barri er, pass through th e channel and reach the drain (Fig. 4b ). An exampl e for this process is shown in Fig. 5 , where the pi ck-up current lp is plotted as a function of time. 
Storage Capacity of the SOllrce
We have carried out the procedure described above for different values of V g , fillin in each case the source unti l spil l-over ofthe electrons took place, and then determined the number of stored electrons N s . The result is shown in Fig. 6 for Vguard = -7 V, V s = 10 V, Vd = 12 V and Va = I I V _ As V g and hence the potential barrier in the channe l is increased, the number of stored electrons a lso increases, as expected. However, somewhat unexpected ly-at least at firs g lance-the relation between V g and N s is distinctly nonlinear. In order to make sure that this nonlinear behavior is not an experimental artefact, we have repeated the measurement of the nllmber of stored electrons using a slightly modifie method as a consistency check (see Fig. 7 ). As in the procedure shown in Fig. 5 , the source was fi ll e at a certain V g until electron spill-over was observed.
Then, however, the gate was not opened complete ly in one large, but rather in several sma ll steps, and the charge reaching the pick-up after each step was registered. From the cllrrent peaks, the total number of electrons stored in the sOllrce for each value of Vg can be determined,with a resu lt simi lar to Fig. 6 . (The va lues of Vguard , V s and Vd were identical to those in Fig. 6.) 
Model for the Electron Distribution in the Source
The non linear storage capacity for sllrface state electrons, as it is presented in Figs. 6 and 7, can be explained by an inhomogeneous e lectron density n(x) in the source area. This inhomogeneity, which results from the potential gradient in the Si substrate, is schematically sketched in Fig. 8 . Qualitatively, on the basis of Fig. 4 , one expects the highest e lectron density at the entrance of the gate channel. More quantitatively, we consider the system of surface state electrons and the Si substrate as two plates of a parall e l capacitor, whose charge density wi ll vary because the potential difference between the two plates depends on the x-coordinate. Whereas the chemical potentia l of the surface state electron system is constant throllghollt the charged area, I the I In the absence ofa transport current the charges arrange in such a way that this condition is fu lfi ll ed 
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potential of the Si substrate varies along the x-direction according to Fig. 2 . From this mode l we expect a linear drop of n(x), from a maximum density neO) at the channe l entrance to n = 0 at a certa in value of x (here call ed Xmin) which depends on the total charge, the potential grad ient between source and drain and the height ofthe potential baITier <Pbar . On the basis of the capacitor model, n(x) is given by within the substrate, respective ly. V (x) is the voltage wh ic h corresponds to the depth ofthe potential we il in which the electrons are stored. V(x) is zero for x = X l11 in and reaches a maximum of -<PbarIe at the channel entrance, for the case in which the source is charged unti l electrons spi ll over the barrier (i .e. the electrostatic energy of the electrons due to Cou lomb repulsion is equal to <Pbar , as in Fig. 4b ). The total number of stored electrons is calculated by integrating over the electron distribution in the sOUl-ce: 
For X l11 in < -2 mm , integration according to (2) yields
Here A , B, and C are constants that depend on b, c and k . For brevity, we do not write the full expressions for A , Band Chere. Thus for a SOllrce which is fille up 'to electron 'spill-over', the total nllmber of electrons is expected to vary with the gate voltage in a nonlinear way, as given by (5) and (6) . We have fitte our data to this model , and the dashed lines in Figs. 6 and 7 show the result. The agreement can be considered as qllite satisfactory. The only llnknown parameter in these fit is the constant k, which, to avoid confusion with the value calculated using the simulation, we denote as k ex p . Th,e vaille of k ex p obtained from these fit is k exp = 0.021 for From the results shown in Figs. 6 and 7 one can determine the electron density at the entrance of the gate channel, neO) , using the model outlined above . The results, presented in Fig. 9 , show that the maximum values of neO) reach 8 x 10 9 cm -2 and 1 x 10 10 cm -2 for Figs. 6 and 7 respectively. Note that these densities are distinctly higher than the maximum average densiti es N s I Asource (where Asource is the source area) for Figs. 6 and 7, which are on the order of 4 . 1 x 10 9 cm-2 and 4.3 x 10 9 cm -2 .
Conclusions
In the experiments presented here we have shown that it is poss ible to store slll'face state electrons in the source area of a FET structure up to a density where electron spill-over across the potential barrier ofthe gate sets in. The storage capacity ofthe source is found to be a nonlinear function of the gate voltage. This can be ascribed to the inhomogeneous spatial distribution of the electron density, which-due to the potential distribution in the si licon substrate-has a maximum at the entrance ofthe gate channel and decreases linearly with distance from the gate. The electron density in front ofthe gate channel can be tuned by the potential gradient in the substrate and the gate voltage, wh ich is important for further transport measurements in this system. The maximum densities investigated here have been kept below 10'0 cm -2 , in order to avoid complications resulting from a breakthrough of charges through the helium film (For higher electron densities a pronounced thinning of the helium fiI takes place, due to the electrostatic pressure ofthe SSE [1 7], which increases the probability for electron breakthrough .) In the density range investigated here, the system of 20 electrons is either in the fiui or in the Wigner crystal phase [1 8, 19] . Investigations at higher densities, as they are relevant for the degenerate Fermi regime, will be the subject of a separate paper, as weIl as studies ofthe electron transport through the channel ofthe FET structure. However, the results presented here are essential for the interpretation of all the experiments carried out with surface state electrons in FET structures.
